

Fig. 3: UDP Timing Packet

Ethernet Frame Header	IP Datagram Header	UDP Header	Video Data	CRC
	1			-

Fig. 7: Video Packet

Ethernet Frame Header	IP Datagram Header	UDP Header	Timestamp Data	Frame Timing Data	Video Data	CRC
	i	1			1	

Fig. 8: Combined Packet

Ethernet Frame Header	IP Datagram Header	UDP Header	Frame Timing Data	CRC

Fig. 9: UDP Frame Timing Packet




Fig. 4: Frequency Locking System




Fig. 5: Clock Difference Circuit




Fig. 6: Accumulator




Fig. 11




Fig. 10




Fig. 12

